INTRODUCTION
Some early thoughts on the overall design and development of the Low Power RF control electronics were presented in earlier conferenax on the super Collider.1.2 ~amcuiarly in Reference 1 the new beam transfer s Yn- ' 'on was discussed without any experimental results. Upon thorough investigation of the machine requirements and due to considerable progress in the design of other LEB subsystems we were able to design a more maturd system. Some of the redundant hardware was taken out from the design shown in Refmnce 2. Due to the clear picture of the link with the SSC precision timing system we are now able to show for the tint time the beam synchronization system working together with the essential components of the aiming system. Among the test results shown at the end of this paper, some were done with beam on Fermilab booster.
ESSENTIAL PARTS OF BEAM CONTROL LOOP HARDWARE
GeneraUy, loops associated with the beam control are (1) Beam Phase Loop, (2) Radial Loop, and (3) Synchronization Loop. We have shown schematically in Rgure 1 a top level block d w a m of digital implementation. The Direct Digital Synthesizer @DS) uses l-Ghz clock to produce the frequency between 47 Mhz to 60 Mhz and a strobe signal to latch the data. Since the Synthesizer needs data in the form of a 32-bit binary word the hardware is digital. Digital Signal Processor (DSP) #1 is used to produce the basic frequency ramp. filters or non-linear conmllers (if found useful) are used in the Processor on real the. The ADC is sampled at DDS strobe signal penod. With the hardware we @ve used m the beam phase loop, a sampling period of less than 3 ps has been achieved in Laboratory tests. For the total phase lag to be less than 45 degrees introduced in the beam phase loop at twice the maximum synchrotron frequency (the power amplifier to cavity, beam, the Sensor such as a wall current monitor, cables, phase detector and digital processing), a stringent requirement is placed on the sampling period. In case the delay huns out to be larger than expected then the plan is to repiace the phase loop DSP with analog process in,^ and do the analog to digital conversion afterwards.
Synchronization Loop
The synchronization loop shown in Figure 1 has been designed to phase lock the LEB rf signal to the MEB rf signal w i t h the MEB running at its injection frequency. LEB revolution markers and the MEB target markers are used for locking the frequencies. The target markers are derived from the MEB rf signal by dividing its frequency by the harmonic number 0'92) and displacing the marker train appropriately for multiple transfer. l b s is done in a timing module and is discussed later in this document. The revolution markers for the LEB rf signal are derived by dividing the LEB rf signal by the harmonic number (1 14) after identrfymg a particular bucket to hack This is done in 'bunch identlfymg circuits' of -same as MEB rf signal, but with coded messages sent over the timing system) and is shown in the Interface section below. The 'reset' pulse indicates the arrival of the first target marker. After the arrival of the fmt w e t marker, count the pulses from the LEB rf signal. After a known number of count (say 40 or any bucket we want to idenafy) the rf signal is divided by the harmonic number, 114, to generate the revolution marker. This means we have identified a 40th bucket and are mcking at each revolution in the MEB. The TDC will output the time i n t e d between two markefs. n e Signal Processor #3 will read the TDC data each time a new data appears and the new data appears each time the taru,et marker appears. In the synchronization DSP, the time interval is processed and then compared to the 'tripplan' values. The tripplan values indicae the position of the LEE3 reference bunch in the ring when the MEB target marker arrives. These values can be calculated (theoretical) or measured. The data representing the e m r bemeen the trip-plan values and the processed TDC values are then multiplied by a constant to produce the frequency shift on the adder interfm circuits at the input end of the DDS. In this way, the hardware provides the ability to phase lock t h e m rfsignal to the LEB rf signal. T i m e fordosing the synchnization loop can be done atapmktemm . ed munt of the MEI3 target marker. In this way when the syn-on loop is closed the LEB rf signals are phase matched to the tripplan data Since the tripplan values are known in advance, we can select a particular count on the MEB target markers after the required momentum to fire the kickers. Say for 3770 counts of the m e t markers we would have reached the target momentum (indication of the momentum match with the MEB can come from a gauss clock looking as the LEB main magnetic field) and are within the momentum tolerance of the MEB. Then, the LEB beam can be extrcwed any time. However, if there is a requirement on fixing the kickers to phase match to the gap in the LEB, then then? is no change required for the synchmnization loop because the reference bucket created in the bunch identifier Circuits can be made to phase match with the gap. 
Radial Loop
With increased understanding of the feedback loops the radial loop is planned to configure differently b m that of the Fermilab booster. The radial position signal is digitized using a 12-bit ADC and is read into DSP #4. The radial position values are compared with the d e s i i reference data inside the signal processor. Resulting data is multiplied by the time varying gain and then converted to frequency shift and applied to the adder circuits. In this way the radial loop is producing additional frequency modulation on the DDS s i -4 .
INTERFACES WITH OTHER SUBSYSTEMS

Interface with Beam Instrumentation
Beam instrumentation interface is needed to acquire on real time the longitudinal and radial position mformation of the beam. Unprocessed resistive wall current monitor is used to detect the longitudinal position. The wall current monitor is a device measuring the beam current almost wmatly with a flat amplitude response. It is a 'current transformer' responding to currents in the vacuum chamber which were cxeated lar0,ely due to the beam travelling down the pipe. The shape and the size of the wall current monitor si,d depends on the particle dismbution in the beam tube and the number of particles3 For the LEB, a signal dynamic range of 48 dB is expected for opemtions with particles per bunch of 2.0~109 in commissioning mode to 5 . 0~1 0~~ in test beam mode. The signal from the wall current monitor is COMWW~ to the beam phase detector as shown in Figure 1. For operations with such a wide dynamic range the signal processing elemnics in the beam phase detector needs additional circuits which could be made switchable depending on the beam intensity.
A VXI card (block diagram is shown in Figure 3) 
Interface with the Timing System
The LEB Low Power RF and other electromcs for the rf systems are located in LEB RF building. Similarly the MEB RF electronics are located in the MEB R F building. For phase matching the MEB bucket with the LEB bucket the MEB rf signal is brought over a special timing cable h m the MEB RF building to the LEB RF building. This signal is called MCLK -the MEB beam synchronous clocks of the timing system. The electronics required for firing the kicker system are placed in the LEB extraction building. The codes on global precision timing system carry infomation required to fire the LEB and MEB kickas. In Figure 4 we show a typical top level timing diagram of generating the rarget markers &om the codes. Codes such as 'black appear on the 'MCLIC timing signal at the end of every MEB revolution marker. This axk is asscciated with a delay of say 'dl' in the target markers. Since the target markers happen to be the destination bucket for the LEB reference bunch, the delays *d1', 'd2', 'd3', etc., will be needed to phase shift them for multiple transfer from a common reference. Each delay is associated with a particular color code on the MCLK timing signal. The black code will get changed to red code when LEB reset is detected which is associated with a state change on the signal line 'red out' to high. At the same time the 'black out' si , & goes low to indicate the elapse of black code. The encoder in the timing system will detect the red code and delay the target markers by 'd2' as in&& by the 'Target Markers' signal. The first target pulse after the 'red out' signal goes active high. This will be used to identify the first target marker for beam transfer synchronizarion. Sice the synchroniizition is guaranteed after a definite number of MEB rf counts after the first target marker, all the power supplies associated with the kicker charging and fuing system can be timed out of this pulse to extract the beam from the LEB.
The 'LEB Reset' is coded on GCLK timing signal. The reset appears at 10 Hz, which is derived from the main magnet field or current measurement system to time the injection of the Linac beam before the field minimum on the LEB magnet system. The 'LEB Reset' signal is used to ramp the frequency in the DDS and various other Cavity tuning functions in the High Power RF System. ?his signal is asynchronous to the target markers. Hence an uncertainty of one MEB turn with respect to the 'hipplan' is expected while identifying the target markers after the LEB reset has gone active high. Since all the kicker system including the bunch identifier circuits in the synchronization system ( Figure 1 ) will see the same first target marker, there will be no mismatch of the target marker counts. However, the synchronization loop will cure any phase errors to maintain the required phase relationship with the meet markers by maneuvexing the radial orbit. D@taUComputer Interface. A schematic layout of the planned data and control flow is complled in Figure 6 . The synchronization and beam control hardware is resident in rf group control area In addition to generating an accurate rf signal with approPriate counterphasiig, the voltage profiles, cavity tuner function profiles and power amplifer m-odoff sequences are also supplied from the rf p u p control area The computer link between main control consoles to the group control area provides necessary fimctions (listed in Figure 6 ). For diagnostic purposes beam phase m r , radial position error and synchronimion phase errors are stored by the DSPs in a separate memory. Values are read by the main ring control computers. The multiple transfer sequence is supplied to the timing modules to generate delays 'dl', 'd2'. .. 
SOME EXPERIMENTAL RESULTS
Several parasitic beam tests were done at Fermilab to study the feasibility of the digital hardware. Also, we have demonstrated the phase-locking capabilities of the beam phase loop by accelerating the booster beam. We achieved an efficiency indistinguishable from that of the existing booster system? In addition to this in Figure 7 the bench test results of the synchronization loop are shown. The experiment was carried out with the hardware configuration discussed in Figure 6 of Reference 2 for phase locking two fixed frequencies (60 MHz). The x-axis shows the phase error in degrees of the rf wave after subtracting the phase between the DDS r f s i 4 and the fixed frequency with the tripplan. The y-axis shows the number of samples. Clearly, on most occasions the loop was abIe to control the phase to withm 3 de3gees ( 
CONCLUSIONS
We believe the system proposed in Figure 1 can provide the precise reference phase and frequency needed for the LEB RF System which is necessary to accelerate the beam without beam loss, allow programmed beam radial position control, capture the linx beam adiabatically and guarantee synchronism with the MEB between a selected LEB bunch and a selected MEB bucket. We have also shown briefly how the beam control system can function with the precision timing system to provide syndmnous triggers for extraction, how the rf si , & are distributed to each of the LEE3 R F stations and a pathway to interface with the controls computers.
